




Dialog Low Power Bluetooth Smart SoC (65nm)



This report is protected by copyright and may not be by way of trade or otherwise, be copied, reproduced, re-sold, lent, hired out in any form without express written permission from Shanghai Industrial µTechnology Research Institute(Hereinafter referred to as SITRI).SITRI always endeavors to provide accurate and reliable information to its customers. However, it is not possible to guarantee absolute accuracy of all information contained herein and SITRI can assume no liability for inadvertent errors in this report.

This report was prepared for our Clients' private study, analysis or research and for no other purpose. The information contained in this report may describe technical innovations, which are the subject of patents held by third parties. The disclosure by SITRI of any such information is in no form whatsoever an inducement to infringe any patent. SITRI assumes no liability for patent infringement arising from the use of the information contained in this report.



www.sitrigroup.com

Weibo



Wechat



Table of Contents



Table of Contents2	Process Analysis21
Table of Contents	General Structure
List of Tables and Figures	Die Thickness
Information Summary7	General Structure
Device Summary	
Critical Dimensions	Gate Length
Process Summary	PAD Structure
Package Analysis11	Die Seal Edge
Package Overview	Metalization
X-Ray Analysis	M1 to M7 SEM Cross Section with Dimensions
Cross Section Analysis	M5 Barrier Metal Layer Cross Section with Dimensions
Package OM Cross Section with Dimensions	M1 to M7 SEM Plan View Image
Package SEM Cross Section with Dimensions	PMD and IMD
Die Overview17	
Die Photo	PMD and IMD SEM Cross Section with Dimensions
Die Mark	Passivation SEM Cross Section with Dimensions
Die Corner	Contact and Vias
Pad Size	Contact and Vias SEM Cross Section with Dimensions

Table of Contents



Logic Device Analysis61	SEM Cross Section Image of 42K 6-T SRAM in the BL2 Direction
Functional Layout	SEM Cross Section Image of 42K 6-T SRAM in the WL Direction
Die All Functional Layout, De-layer to Poly	ROM Analysis
Logic Area Plan View	SEM Each Layer Plan View Image and Layout of 84K ROM
SEM Plan View Image of Logic Area, De-Layer to Poly	SEM Cross Section Image of 84K ROM Memory Cell Area
SEM Plan View Image of Logic NAND2 Cell with Dimensions	EDS Analysis106
Logic Area NAND2 Circuit	Package EDS Analysis
Logic Area Cross Section	Die EDS Analysis
Logic NMOS Cross Section and Stained Analysis	Passivation Layer EDS Analysis
Logic PMOS Cross Section and Stained Analysis	Metal Layer EDS Analysis
Memory Analysis74	IMD Layer EDS Analysis
Functional Layout	Metal Barrier Layer EDS Analysis
Die Memory Functional Layout, De-layer to Poly	Via EDS Analysis
OTP Analysis	Contact EDS Analysis
SEM Each Layer Plan View Image and Layout of 32K OTP	Poly EDS Analysis
SEM Cross Section Image of 32K OTP Memory Cell Area	STI EDS Analysis
SRAM Analysis	Substrate EDS Analysis
SEM Plan View Image of 8K SRAM	Contact Silicide EDS Analysis
SEM Each Layer Plan view Image and Layout of 42K 6-T SRAM	Major Findings127
42K 6-T SRAM Circuit	Summary