

**SKYWORKS®**

# **Mobile Phone RF Front End Integration Roadmap**

**March 17, 2015  
James P Young**

# Agenda




- Market Dynamics
- Smartphone Front End Block Diagram
- Block By Block Performance Analysis (SOC vs. SIP)
  - RF Switch
  - PA
  - Analog and Mixed Signal
  - MIPI: Gate Level
  - ESD
- Isolation Requirements
- Top Level Tools and Simulation Requirements
- Summary

# *Market Dynamics*

# Connect Everything

SKYWORKS®




28B Devices by 2020

# Connected Devices Are Exploding

SKYWORKS®



## IoT Emerging as the Next Big Mega-trend




Y-axis is on a logarithmic scale

Source: IDC, Ericsson, Goldman Sachs Global Investment Research

# Global Mobile Data is Exploding



## Exabytes Per Month



# Increasing Front End Requirements

SKYWORKS®



|                    | 2012       | 2014       | 2016E     | 2020E  |
|--------------------|------------|------------|-----------|--------|
| LTE Rel            | LTE Rel-11 | LTE Rel-12 | LTE Rel-X | 5G     |
| # CA Bands         | 2          | 3          | 3         | 5      |
| MIMO               | 8x8        | 8x8        | 8x8       | 64X8   |
| Proposed New Bands |            | 5+         | 24        | 50     |
| CA Band Combos     | 25         | 75+        | 172       | 300    |
| Peak/Max DL        | 1.2Gbps    | 3Gbps      | 6Gbps     | 18Gbps |


Increasing Front End Complexity



# Expanding Band Count



## 3GPP 3G and 4G Bands by Year/Release



**More Data = More Bands**




*Cellular Smartphone  
Front End Block Diagram*

# Mobile Handset Front End Block Diagram



SKYWORKS®

- Smartphone
- 2, 3, and 4G
- 14 + Bands Typ.
  - LB 699 to 960 MHz
  - MB 1428 to 2170 MHz
  - HB 2300 to 2690 MHz
- Assumes High Band Module is Separate, but Could be Integrated




# Mobile Handset FE Circuit Blocks



SKYWORKS®

- RF Switch
- Switch Control
- PA
  - 4 to 6
  - Harmonic terminations
  - Load line match
- PA Control
- MIPI RFFE
  - 26 to 52 MHz SPI



Everything in Blue Could Be in SOI, But Should It Be?

# *RF Switch*

# RF Switch Complexity in LTE World: Increasing Number of Bands




Total Switch Arms Required are Increasing

# Inter-band Carrier Aggregation

## Simultaneous Transmission of Multiple Bands



SKYWORKS®




- Low/Mid, Low/High, Mid/High, Low/Low, Mid/Mid
- Low/Mid/High

**RF Switch is Partitioned by Band to Allow for Diplexing of Bands**



# Front End Block Diagram


- CA the Three Bands
- LB
  - 699 to 960 MHz
- MB
  - 1428 to 2170 MHz
- HB
  - 2300 to 2690 MHz






# Antenna Switch/Tuner Design

SKYWORKS®




- Number of FETs in Stack
  - GSM Max. Pout and VSWR
    - $\approx 53V_p$
  - 3/4G Max. Pout and VSWR
    - $\approx 25V_p$
  - Each FET Can Sustain?
    - Technology dependent
    - Sub parasitics cause voltage imbalance



**Peak RF Voltage Determines the FET Stack**


# Antenna Switch/Tuner Design



- Having established the number of FETS in the stack
- Minimize  $C_{off}$  to achieve specified off isolation
  - Use minimum  $L$  and scale  $W$  to specified  $C_{off}$
  - Typically we will maintain around 30dB of isolation
- This determines  $R_{on}$  which is the dominate factor in insertion loss
  - $W \propto R_{on}$


**Optimize  $C_{off}$**   
**This Sets Insertion Loss**

# SOI Ron\*Coff Process Improvement Lowers Insertion Loss




**SOI Provides The Best Performance and Lowest Cost Solution**

# SOI Substrate: RF 2<sup>nd</sup> Harmonic



- Loss Decreases with Increasing Substrate Resistance
  - Typically use 1–10 k $\Omega$ /□
- Adding a Trap-rich Layer Reduces Loss and Improves Linearity



Managing and Reducing Substrate Parasitics Reduces Harmonics and IMD

# RF Switch Summary

SKYWORKS®



|                | SOI        | CMOS        | pHEMT                     | MEMS                  |
|----------------|------------|-------------|---------------------------|-----------------------|
| Insertion Loss | Acceptable | High        | Acceptable                | Best                  |
| Linearity      | Acceptable | Acceptable? | Maybe Better              | Best                  |
| Integration    | Best       | Best        | Need an External CMOS Die | Requires MEMS on CMOS |
| Cost           | Acceptable | Best        | Higher                    | Very Expensive Today  |

**SOI Provides The Best Cost and Performance Solution**




SKYWORKS®

*PA*

# PA Loadline Design

*A Voltage Transformation*

## Converting the Battery Voltage to RF Output Power




$$P = \frac{V^2}{R}$$

$$V_{rms} = V_{p-p} / (2 \cdot \sqrt{2}) \quad V_{p-p} = 2V_{cc}$$

$$R = \frac{V^2}{P}$$

$$R = \frac{V_{cc}^2}{2P_{out}} = \text{transistor load line}$$




1. These load-line and current-voltage curves apply to the MRF9045M LDMOS power transistor from Freescale Semiconductor.

**Output Match Steps Up RF Voltage**




# SOI Transistor PA Scaling



- Stacking Devices
  - Based on the device breakdown voltage
  - Shorter gate length: more devices
- Scale Width
  - To support peak current

Output Array Size Does Not Scale with Gate Length



# PA Loadline Design



$P_{out}$  is saturated output power  
 $V_{CC} = 3.5 \text{ V battery}$

$$P = V \cdot I$$

$$R = V / I$$



Impedance Transformed with LPF


# Metal Thickness vs. Inductor Q

## 2 GHz and 2–3 nH



SKYWORKS®


Metal Thickness ( $\mu\text{m}$ ) vs. Inductor Q



**On Die SOI Match is Costly and Provides Low Performance Relative to PCB**

# Output Match Network (OMN)

## Loss vs. Inductor Q



- 865 MHz, 3 Ohm Load Line
- Capacitor ESR = 0.05 Ohms


**Q of the Inductor Determines the Loss**

# SOI/CMOS vs. GaAs HBT PAE



SKYWORX<sup>®</sup>

| Technology                      | Drain or Col. Eff. $\eta_{c2}$ | Output Match Loss $\eta_{M2}$ (dB) | $G_2$ | Inter-stage Loss $\eta_{M2}$ (dB) | Driver Eff. $\eta_{c1}$ | PA PAE Point A |
|---------------------------------|--------------------------------|------------------------------------|-------|-----------------------------------|-------------------------|----------------|
| GaAs HBT                        | 89%                            | -0.65                              | 14    | -0.5                              | 50%                     | <b>71%</b>     |
| Measured HBT                    |                                |                                    |       |                                   |                         | <b>66%</b>     |
| SOI                             | 75%                            | -0.65                              | 14    | -0.5                              | 40%                     | <b>60%</b>     |
| Measured CMOS Amalfi[4]         |                                |                                    |       |                                   |                         | <b>50%</b>     |
| Reported CMOS Nujira [5]        |                                | 57%                                | 14    | -0.5                              | 40%                     | <b>54%</b>     |
| SOI Carrara, Presti, et al. [6] | 72%                            | -0.65                              | 14    | -0.5                              | 40%                     | <b>57%</b>     |
| CMOS 65nm [7]                   | 70%                            | -0.65                              | 14    | -0.5                              | 40%                     | <b>56%</b>     |
| Peregrine SOI PA [9]            | 72%                            | -0.65                              | 14    | -0.5                              | 40%                     | <b>57%</b>     |
| SOI+on Die Match                | 75%                            | -0.8                               | 14    | -0.5                              | 40%                     | <b>58%</b>     |



J. Young "Mobile Handset PA Performance. ET vs. APT & GaAs HBT vs. SOI/CMOS", 2014 International RF-SOI Workshop, Sept. 23, 2014, Shanghai, China; IWPC Chicago Meeting Sept. 16, 2014

**SOI Device PA PAE Must Improve to Compete with GaAs HBT**

# PA Summary

SKYWORKS® 

|                  | SOI/CMOS    | GaAs HBT                          |
|------------------|-------------|-----------------------------------|
| Pout             | Acceptable  | Acceptable                        |
| PAE              | OK?         | ≈10% Better                       |
| Linearity        | Challenging | Best                              |
| OMN Loss         | Higher      | External – Low Loss               |
| Integration      | Best        | Requires External CMOS Controller |
| Die Size         | 3–5X        | 1X                                |
| PA Solution Cost | High        | Low                               |

**GaAs HBT Provides the Lowest Cost with the Highest Performance**




SKYWORKS®

*Mixed Signal*



# Digital and Analog Sections PA Support


SKYWORKS®



- Analog / Mixed Signal Section  
RF Switch Example
  - Band gap
  - Voltage regulator
  - A/D
  - V to I
  - Temp. sensor
  - Power detector
- MIPI
  - $\approx 5K$  gates
  - Needs a fine geometry to minimize size ( $<0.18 \mu$ )
- ESD Protection

Many Analog and Mixed Signal Circuits Required  
Place in a Low Cost CMOS Process

# Digital and Analog Sections RF Switch Support



- Analog / Mixed Signal Section RF Switch Example
  - Oscillator
  - Band gap
  - Voltage regulator
  - Negative voltage generator

On the Die with the SOI Switch



SKYWORKS®

*Filters*




# B25 RX Band Pass Filter Analysis

- Band 25
  - Passband RX 1930–1995 MHz
  - Rejection 1850–1915 MHz, >40 dB
- Calculation
  - $W1=1930, W2=1995, Wt=1915$
  - $W'/W_1' = (2/\omega)((Wt - W0)/W0) = 1.45$
  - Where  $\omega = 2(W2 - W1)/(W2 + W1) = 3.3\%$
  - And  $W0 = (2 * W2 * W1)/(W2 + W1) = 1961.96$


- Filter

- 8 section 0.2 dB Tchebyscheff (0.5 dB Ripple 7 Section Filter)
  - Tx rejection = 44 dB



# Conclusion

- Using a MEMS Capacitor and Inductor Tunable Filter
  - Unloaded combined Q of 100
- SAW Filters Provide the Q Necessary for a Low Insertion Loss




**SAW or FBAR Filters are Required Today**




SKYWORKS®

*Isolation*

# Clock Isolation



- Clock / Oscillator Noise
  - Can be conducted or radiated noise
  - Intermodulated clock noise onto the RF signal must be  $<110$  dBm within the Rx passband




**Clock Must Not be Present in the RF Switch**





# Tx to Antenna Isolation

- Duplexer Tx to Ant Typically has >55 dB of Isolation
- SOI IC Should Have >65 dB of Isolation
- Typically Only Accomplished with a Flipped Chip Package and Careful Design of Routing
- This is Only One of Many RF Isolation Requirements in the Design




**TX to Antenna Isolation Must be >65 dB to Avoid Desense**



# Tx to Antenna Isolation

- PA B12 3Fo is B4 Rx Band
- Need >120 dB of Isolation
- SOI SOC?
- Integrated Shielding in the Package



PA to Antenna Isolation Must be >120 dB to Avoid Desense

# Design, Simulation and Test with High Integration




SKYWORKS®

## SOI Process

Ron\*Coff  
Thick Metal  
Linear Substrate  
High Isolation

## Interconnect

Flip Chip  
On Substrate  
Integrated Shield  
Transmission Lines



## Functions

PA  
RF Switch  
Power Control and MIPI  
Analog/Mixed Signal  
Filters  
ESD Protection

## Sim. and Des. Tools

Harmonic Balance  
Transient  
2D/3D EM  
RTL Compiler  
NCSIM (Digital Sim.)

## Layout

DRC, LVS, Antenna  
Auto Router, Digital  
and Analog

## Full Functional

## RF Test

Automated  
Automated Data  
Analysis

**Extremely Difficult and Time Consuming to Design, Test, and Analyze**

# Customer's Expectation

SKYWORKS®

- 1 • First Skyworks Engagement
- 2 • First Samples in ~6 Months
- 3 • Total Functional Maturity in First Sample
- 4 • Spec Compliant in 10 Months (or Less)
- 5 • Production Ramp in 12–14 Months (or Less)

**Design Efficiency Must Be High: Design, Simulate, Fab, and Test  
SIP Provides the Fastest Time to Market**

# RF SOI, RF CMOS, and BiCMOS Skyworks Shipments




Shipped > **6.5B RF SOI** Devices

Shipped > **2B Silicon BiCMOS** PAs (Wi-Fi)

Shipped > **150M CMOS** Cellular PAs

Experienced RF CMOS or SOI Leader


Long History of Development Activity



SOI is Clearly a Big Part of the Growing Mobile Market

# Summary – The Best Solution

| Block             | Technology of Choice | Primary Reason   |
|-------------------|----------------------|------------------|
| PA                | GaAs HBT             | PAE and Cost     |
| PA OMN            | PCB                  | Low Loss/ High Q |
| PA Controller     | CMOS                 | Cost             |
| RF Switch         | SOI                  | Cost/Performance |
| Switch Controller | CMOS/SOI             | Cost             |
| MIPI RFFE         | CMOS                 | Cost             |
| Filters           | SAW/FBAR             | High Q           |



**SIP Wins Based on Cost, Performance and Time to Market**

# References



- [1] F. Raab, P. Asbeck, S. Cripps, P. Kenington, Z. Popovic, N. Potheary, J. Sevic, N Sokal, "Power Amplifiers and Transmitters for RF and Microwave", IEEE Transactions on Microwave Theory and Techniques, Vol. 50 No. 3, March 2002
- [2] F. Raab, "Maximum Efficiency and Output of Class-F Power Amplifiers," IEEE Transactions on Microwave Theory and Techniques, Vol. 49, NO. 6, June 2001.
- [3] J. Young, N. Cheng, "MULTIMODE MULTIBAND POWER AMPLIFIER OPTIMIZATION FOR MOBILE APPLICATIONS" IEEE VLSI\_TSA CONFERENCE, APRIL 23 2013
- [4] Hee-Soo Lee, Andy Howard, "RF Power Amplifier Design Series Part 4: RF Module Design using Amalfi CMOS PA" 2012 Agilent Technologies, Inc., Webcast
- [5] "Envelope Tracking: Unlocking The Potential Of CMOS PAs In 4G Smart Phones" Nujira White Paper, Feb. 2013
- [6] F.Carrara, C.D. Presti, G. Palmisano, A Scuderi "Power Transistor Design Guidelines and RF Load-Pull Characterization of a 0.13-um SOI CMOS Technology"
- [7] S. Leuschner, et al. "A 31dBm, High Ruggedness Power Amplifier in 65nm Standard CMOS with High-Efficiency Stacked-Cascode Stages", 2010 IEEE Radio Frequency Integrated Circuit Symposium, RTU1C-3
- [8] J. Young, D. Ripley, P. Lehtola, "Envelope Tracking Power Amplifier Optimization for Mobile Applications", 2013 IEEE S3S Conference
- [9] N Comfoltey, D Kelly, D Nobbe, . Olson, "State-of-the-Art of RF Front-End Integration in SOI CMOS", 2013 IEEE S3S Conference
- [10] L. Formenti "ST H9SOI\_FEM: 0.13 RFSOI Technology for Front End Module Monolithic Integration", International RF SOI Workshop, Sept. 2014